Implementation

• Base and Limit registers – Base added to all addresses – Limit checked on all memory references • Loaded by OS at each context switch

Limit Reg

Reloc Reg

Physical Memory

yes

<

+

CPU

no

error