

NAME:


USERNAME:

**CS 2011**  
**Exam 1**  
D-Term 2008

Question 1: ----- (10)  
Question 2: ----- (20)  
Question 3: ----- (15)  
Question 4: ----- (20)  
Question 5: ----- (20)  
Question 6: ----- (15)  
TOTAL: ----- (100)

Fill in your name and username. DO NOT OPEN THIS TEST UNTIL YOU ARE TOLD TO DO SO.

1. (10 points) In class, we saw how a function such as the majority function could be implemented by hard-wiring a multiplexer. Hard-wire the multiplexer pictured below so that it computes the following Boolean function:  $P(A, B, C) = \overline{A}B + C$



2. (20 points) An 8-bit byte contains the hexadecimal value xF2. What decimal number does the byte represent if the value in the byte is

(a) an unsigned integer?

(b) a signed, two's-complement integer?

3. (15 points) Here's a 32-bit quantity expressed in hexadecimal:  $x41F20000$ . The number is in IEEE single-precision floating point. What decimal value does it represent? (Show all work for partial credit.)

4. Given the following Karnaugh map:

		CD				
		00	01	11	10	
AB	00		1	1	1	
	01		1	1		
	11		1			
	10			1		

- (a) (5 points) Write the sum-of-products equation from which this Karnaugh map is derived. (Don't provide a minimal function yet, just give the function that would lead to the Karnaugh map pictured above.)
- (b) (5 points) Put rectangles around the 1's in the given Karnaugh map to make a minimal mapping.
- (c) (5 points) Use your rectangles to write a minimal sum-of-products equation for the function P.

(d) (5 points) Draw the minimal circuit that corresponds to your equation from part (c).

5. (20 points)

- (a) Write machine code instructions (machine code, not assembly language!) that will implement the following pseudo-code:

```
DO
    R2 = R2 + R1
    R3 = R3 - 1
WHILE R3 != 0
```

- (b) An LDR instruction, located at location x3100, uses R6 as its base register. The value currently in R6 is x5000.

i. What is the largest address that the LDR instruction can load from?

ii. Suppose the offset in an LDR instruction is zero-extended, rather than sign-extended. Then what would be the largest address the LDR instruction could load from?



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD <sup>+</sup>	0001			DR			SR1			0	00		SR2			
ADD <sup>+</sup>	0001			DR			SR1			1	imm5					
AND <sup>+</sup>	0101			DR			SR1			0	00		SR2			
AND <sup>+</sup>	0101			DR			SR1			1	imm5					
BR	0000			n	z	p	PCoffset9									
JMP	1100			000			BaseR			000000						
JSR	0100			1	PCoffset11											
JSRR	0100			0	00		BaseR			000000						
LD <sup>+</sup>	0010			DR			PCoffset9									
LDI <sup>+</sup>	1010			DR			PCoffset9									
LDR <sup>+</sup>	0110			DR			BaseR			offset6						
LEA <sup>+</sup>	1110			DR			PCoffset9									
NOT <sup>+</sup>	1001			DR			SR			111111						
RET	1100			000			111			000000						
RTI	1000			000000000000												
ST	0011			SR			PCoffset9									
STI	1011			SR			PCoffset9									
STR	0111			SR			BaseR			offset6						
TRAP	1111			0000			trapvect8									
reserved	1101															